Oldland CPU

Synthesizeable, 32-bit RISC CPU, SoC with toolchain

Download this project as a .zip file Download this project as a tar.gz file

Keynsham SoC Configuration

CPU

Manufacturer: 19017

Model: 1

Clock Speed: 50000000

Instruction Cache

Ways: 4

Size: 16384

Line size: 32

Data Cache

Ways: 4

Size: 16384

Line size: 32

Memory Map

Address	Size	Name
0x0000000	0x0001000	ram
0x10000000	0x0004000	bootrom
0x20000000	0x04000000	sdram
0x80001000	0x00001000	sdram_ctrl
0x80000000	0x0001000	uart
0x80002000	0x00001000	irq
0x80003000	0x00001000	timer
0x80004000	0x00004000	spimaster
0x80008000	0x00001000	gpio

Peripheral Register Maps

sdram_ctrl

Offset	Name	Fields
0	status	[0:0] config_done

uart

Offset	Name	Fields
0	uart_data	[7:0] data
4	uart_status	[0:0] tx_empty [1:1] rx_ready

irq

Offset	Name	Fields
0	irq_ctrl_status
4	irq_ctrl_enable
8	irq_ctrl_disable
12	irq_ctrl_test

timer

Offset	Name	Fields
0	timer_count	[31:0] current_value
4	timer_reload	[31:0] reload_value
8	timer_control	[0:0] timer_periodic [1:1] timer_enabled [2:2] timer_irq_enable
12	timer_eoi

spimaster

Offset	Name	Fields
0	spi_control	[8:0] spi_divider [9:9] spi_loopback_enable
4	spi_cs_enable
8	spi_xfer_control	[12:0] xfer_length [16:16] xfer_go [17:17] xfer_busy

gpio

Offset	Name	Fields
0	gpio_value
4	gpio_output_enable
8	gpio_set
12	gpio_clear