View on GitHub

Oldland CPU

Synthesizeable, 32-bit RISC CPU, SoC with toolchain

Download this project as a .zip file Download this project as a tar.gz file

There are three different simulators for the CPU:

The Icarus simulation is the most accurate and includes vendor models of the SDRAM whereas the verilator model does not model SDRAM timing or configuration.

For interactive simulation:

To bypass the onchip bootrom for quicker loads: